JEDEC Publishes New Standard for Wide I-O Mobile DRAM
Wide I/O mobile DRAM enables chip-level three dimensional (3D) stacking with Through Silicon Via (TSV) interconnects and memory chips directly stacked upon a System on a Chip (SoC). The standard defines features, functionalities, AC and DC characteristics, and ball/signal assignments. It is particularly well-suited for applications requiring extreme power efficiency and increased memory bandwidth (up to 17GBps). Examples include 3D Gaming, HD Video (1080p H264 video, pico projectors), and running multiple applications simultaneously. Wide I/O offers twice the bandwidth of the previous generation standard, LPDDR2, at the same rate of power consumption.
Sophie Dumas, Chairman of the JC-42.6 Subcommittee for Low Power Memories, said, "High performance mobile devices such as smartphones and tablets require high bandwidth and density, driven by demands for improved performance." She added, "JEDECs JC-42.6 Subcommittee is pleased to provide a solution to this industry need with the publication of JESD229 for Wide I/O mobile DRAM, which will support the high resolution display, high quality graphics and multi-tasking capabilities required by device end users now and in the future."